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Abstract.
The design of modern parallel machines leads to powerful machines, but with
complex architectures and hierarchical topologies. As a result, communication
overheads associated with hardware asymmetry and interconnection network in-
crease. In order to achieve scalable performances on these machines, it is essential
to reduce communication costs on parallel applications such as CP2K. From com-
putational chemistry domain, CP2K is a real-world parallel application that per-
forms atomistic and molecular simulations. A linear-scaling DFT implementation
based on an efficient sparse linear algebra kernel allows CP2K to simulate a mil-
lion of atoms. Since this kernel is communication bound, the hardware asymmetry
and interconnection network of current machines leads to a slowdown on CP2K
performance for large number of processes. In this paper, we introduce a heuristic
based process mapping to reduce the communication costs. It takes into account
the machine topology and the sparse linear algebra kernel communication pattern
to map processes over the machine. Results show that our process mapping pro-
vides up to 30% of performance improvements when compared with the default
implementation of CP2K.
Keywords. atomistic and molecular simulation, process mapping, multicore
architecture
1. Introduction
Modern large scale parallel machines are assembled with an increased number of multi-
core compute nodes interconnected by an efficient network. This design leads to power-
ful machines, but with complex architectures and hierarchical topologies. Owing to this,
communication costs of parallel applications increase due to the variations on latency
and bandwidth for large number of processes. In order to achieve scalable performances
on these machines, parallel applications such as CP2K [1] must reduce all-to-all com-
munication, use virtual and physical local groups for point-to-point communication and
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guarantee locality for communicating groups. The latter can be achieved through the use
of process mapping, which efficiently maps the application processes over the machine
to reduce latency and increase available bandwidth [2,3].
CP2K is a real-world parallel application from computational chemistry domain that
is routinely used to perform atomistic and molecular simulations [1,4]. CP2K supports
atomistic and molecular simulation of solid state, liquid, molecular and biological sys-
tems. These simulations allow researchers to concept novel materials and to better un-
derstand existing ones. CP2K package is composed of state-of-the-art methods such as
DFT (density functional theory), semi-empirical NDDO approximation and second or-
der Møller-Plesset perturbation theory, that produce accurate simulations [5,6,7]. Addi-
tionally, CP2K implements an efficient algorithm of sparse linear algebra kernel (sparse
matrix-matrix multiplication), that makes it capable to simulate systems with up to a
million of atoms [8].
From the implementation side, CP2K exploits parallelism to accelerate its simula-
tion on large scale parallel machines. A hybrid model that combines message passing
(MPI) and shared memory model (OpenMP and CUDA) allows CP2K to fully exploit the
current parallel machines. However, even such a hybrid model, can not always guarantee
strong scalability for CP2K. Communication overheads due to the hardware asymmetry
and interconnection network of modern machines still remain. An affinity module has
been recently included in CP2K package to reduce the hardware asymmetry for memory
accesses within a compute node [9]. However, on the inter-compute node level, any local-
ity that takes into account the network topology for communicating processes is guaran-
teed by CP2K. Therefore, communication overheads associated to variations on latency
and bandwidth of interconnection networks remain, reducing its overall performance.
In this paper, we focus on CP2K simulations that are governed by the linear-scaling
DFT algorithm. More precisely, on the study and performance improvement of the inter
node communication for the sparse matrix-matrix multiplication kernel. We first study
the impact of different process mapping strategies on this kernel. Such study is performed
using a synthetic benchmark that mimics the behavior of the sparse matrix-matrix multi-
plication kernel. The synthetic benchmark allows us to isolate the communication behav-
ior of this kernel from the remaining kernels of CP2K, enabling a better understanding
of the strategies.
In light of such results, we introduce a heuristic to reduce the communication over-
head and consequently, improve the sparse matrix-matrix multiplication kernel perfor-
mance. The heuristic relies on the Hilbert space filling curve, but it also takes into ac-
count the network topology and the communication pattern of the kernel. Using the map-
ping produced by Hilbert curve, a communication cost function is computed for the dif-
ferent directions of the CRAY XE6 interconnection network. The less expensive direc-
tion is used to map CP2K processes following the Hilbert curve. The results show that
our heuristic reduces communication overheads, improving CP2K overall performance.
This paper is organized as follows. In Section 2, we discuss some related work. Sec-
tion 3 presents the study of different process mapping strategies on the sparse matrix-
matrix multiplication kernel. Section 4 introduces our heuristic to reduce the communi-
cation overhead for the kernel. The results with the proposed heuristic are reported in
Section 5. Finally, we present our conclusions and future work in Section 6.
2. Related Work
A number of works have introduced algorithms to improve communication performance
for parallel applications on high performance machines. Most part of the research has
been done for applications with regular communication patterns [10,11,12,13,14,15,2].
Process mapping strategies and load balancing that deal with irregular communication
patterns have also been proposed [3,16].
In [10,11], the authors present a process placement policy and a rank reordering
strategy to map MPI applications on multi-core systems. Both proposals rely on graphs
that describes the hardware topology and the application communication pattern. For the
process placement policy, the authors uses Scotch software2 to match the graphs and
generate a mapping for the MPI processes. The rank reordering also uses the hardware
topology information, but in this case a tree representation is used instead of the complete
graph. The reordering is generated by an algorithm that matches the tree representation
of the hardware with the communication graph of the application.
Eduardo et. al. analyze the performance impact of load balancing strategies in a
weather forecasting application [12,13]. They rely on a runtime system named Charm++
that is able to obtain the communication pattern of the application and information about
the underling parallel machine. Using such information the runtime system applies load
balancing algorithms that equalizes the load on the processors, while taking into account
the communication costs. Based on the characteristics of the application, the authors pro-
pose a load balancing algorithm that uses the Hilbert space filling curve definition [17].
The proposed load balancing traverse the tasks of the application with this curve to re-
cursively bisect it according to the load of each task. As a result, tasks that communicate
more are placed close on the machine. In the works presented above a flat representation
of the network is used, no information about the network topology is exploited. However,
several works have shown that the network representation can have an important effect
on the generated mapping [14,15,2,3,16].
In [14], an efficient process remapping for hierarchical clusters is proposed. The au-
thors have designed MPI topology functions to take into account the network topology
when mapping processes. The network topology is obtained through the computation of
the distance between two nodes in the cluster. They rely on available tools (e.g. ibtracert)
to discover the distances. Topology-aware mapping strategies for torus networks are pro-
posed in [15,2]. In applications with point-to-point communications, tasks that communi-
cate more are placed on nearby compute nodes. Therefore, the topology-aware mapping
reduces the distance between the communicating tasks, reducing the number of hops for
communication. When collectives with sub-communicators are used, the proposal of the
authors is to increase the available bandwidth by providing more possible paths for the
messages. In both cases the network topology is exploit to generate the process mapping.
Topology mapping strategies are proposed for large-scale parallel architectures in [3].
The strategies aim to reduce congestion and dilation perceived by the application. To do
so, the application communication graph, the network topology of the machine and the
processes allocation are used as inputs for different algorithms. The proposed algorithms
are (i) greedy ,(ii) recursive bisection, (iii) graph similarity and (iv) simulated anneal-
ing. The network and communication representation allows the support of heterogeneous
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networks and applications with irregular communication patterns. In [16], the authors
present a load balancing algorithm that models latencies and bandwidths of the paral-
lel machine. This model allows the algorithm to represent the distances and communi-
cation costs among hardware resources. The algorithm aims to improve the application
performance by increasing core usage and communication performance. They rely in a
complete representation of the machine, taking into account not only the compute node
architecture, but also the interconnection network.
3. Applying Process Mapping on Sparse Linear Algebra
In this section, we present the study of the impact of different process mapping strate-
gies on the sparse linear algebra kernel. We start presenting the experimental environ-
ment used in our study. After that, we describe the main characteristics of the considered
kernel. We end the section with our study.
3.1. Experimental Environment
We have selected a representative high performance computing machine to conduct our
experiments. In this section, we describe the hardware details of the machine and the
software environment used in our experiments.
The selected machine is a CRAY XE6 composed of 1496 compute nodes based
on 32-core AMD Interlagos processor. Each core has a private cache L1 of (16 KB)
and L2 (2 MB), and each eight cores share a LLC. The compute nodes are intercon-
nected by a high performance networking with Gemini 3D torus interconnect. The ma-
chine is named Monte Rosa and it is hosted at CSCS-Switzerland3. Concerning the soft-
ware environment of the machine, it runs the Cray Linux Environment operating sys-
tem version 4.0.3. For code compilation, we have used the GNU Compiler Collection
version 4.6.3 with the Cray MPICH2 Message Passing Interface for the CRAY ma-
chines (http://www.epcc.ed.ac.uk/t3dmpi/Product).
3.2. Sparse Linear Algebra Kernel
The sparse linear algebra kernel of CP2K implements a sparse matrix-matrix multipli-
cation and it is named DBCSR library4. The library is based on a distributed blocked
compressed sparse row to represent the matrices needed in a CP2K simulation.
On DBCSR, the algorithm used for the matrix multiplication is the Cannon one [18].
In this algorithm, the operations are performed in two-dimensional matrices in a dis-
tributed way. To compute the matrices, process are organized on a virtual two dimen-
sional grid, which is after used to distribute the matrices for each process. To compute
its data, each process p communicates with four neighbors, left-right (rank±1) and up-
down (rank±√P ). This communication is necessary to transfer/get the data of the two
input matrices to/from other processor. The main characteristic of cannon algorithm is
that memory requirements are not dependent of the number of processors.
3www.cscs.ch
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The communication of cannon algorithm implemented in DBCSR uses asyn-
chronous send and receive MPI operations. It is divided in two steps, the up-down com-
munications and the left-right ones. On each iteration of the multiplication process, the
MPI tasks compute what and to whom they have to send/receive data. After that, they
wait for their data to perform the multiplication.
3.3. Impact of Process Mapping Strategies
As aforementioned in Section Related Work, a number of process mapping solutions
have been proposed by researchers. Cover all of them would be a huge work. Therefore,
we have selected some representative process mapping strategies to study. The selected
strategies are: (i) packed, folded and round-robin, (ii) Hilbert space filling curve [17,19]
and (iii) Greedy, Recursive bisection and Graph Similarity (RCM) strategies proposed
in [3]. Packed, round-robin and folded strategies are provided by the runtime system of
Cray environments [20].
  
  // Cannon iterations
  for(int i = 0; i < ITERATIONS; i++)
  {
        MPI_Request req[4];
        MPI_Status stat[4];
        MPI_Irecv(recvLeft,n,MPI_DOUBLE,neighborLeft,0,CommCart,&req[0]);
        MPI_Irecv(recvDown,n,MPI_DOUBLE,neighborDown,1,CommCart,&req[1]);
        MPI_Isend(sendRight,n,MPI_DOUBLE,neighborRight,0,CommCart,&req[2]);
        MPI_Isend(sendUp,n,MPI_DOUBLE,neighborUp,1,CommCart,&req[3]);
        //matrix-matrix multiplication computation
        for( j = 0; j < WORK; j++)
           dgemm_(.....);
        
        MPI_Waitall(4,req,stat);
     }
Figure 1. Code Snippet of the Sparse Linear Algebra Benchmark.
Our study is performed using a synthetic benchmark that mimics the behavior of
the sparse matrix-matrix multiplication kernel presented in the previous section. Figure 1
depicts the code snippet of this benchmark. The synthetic benchmark allows us to iso-
late the communication behavior of this kernel from the remaining kernels of CP2K.
Therefore, a better understanding of the impact of each strategy is obtained.
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Figure 2. Bandwidth for Different Process Mapping Strategies.
Figure 2 reports the measured bandwidth for the benchmark when the selected pro-
cess mapping strategies are applied. One can observe that for 64 compute nodes the re-
sults are not presented for the recursive strategy. For this number of nodes, we have ex-
perienced a technical problem with the library that provides this strategy. Therefore, the
results are not presented for this mapping strategy.
Usually, the default mapping strategy on the target machine is packed one. Overall,
the others mapping strategies improved the bandwidth for the benchmark when com-
pared to the default one. The round-robin and folded strategies did not significantly im-
prove the bandwidth because they spread adjacent tasks over compute nodes similarly
to packed strategy. This results in: (i) an increased distance between the communicating
tasks and (ii) overloaded links. The strategies proposed in [3] provided some improve-
ments when compared to the default mapping. However, since they do not exploit the
structure of cartesian grids, on average, the obtained mappings did not improve band-
width. For all number of used compute nodes the Hilbert mapping provided the best
bandwidths. Hilbert mapping can provide better bandwidths because (i) it reduces the
contention on the links, by exploiting more links and (ii) its mapping matches the com-
munication pattern of the benchmark, by keeping four directions neighbors of a task close
to it. Therefore, communication costs are reduced by increasing the available bandwidth.
Since we were interested in Cray XE6, we also had to take into account in our study
the bandwidth on each direction (X, Y and Z) of the 3D torus. In order to study the
impact of the bandwidth in each direction of the torus, we conducted some experiments
using the Hilbert mapping. For given a Hilbert mapping, we placed the MPI processes
firstly in one specific direction and then when there is no more nodes on this direction,
we start with a different one. From these experiments, we have observed that in the Cray
XE6 the directions X and Z provides better bandwidths. Compared to the Y direction, X
and Z provided up to 30% better bandwidths for Hilbert mapping.
4. Process Mapping Strategy
It is well known that computing an optimal mapping for a given set of tasks on a parallel
machine in polynomial time is not possible. Therefore, to compute an efficient mapping
in a reasonable time a heuristic is usually considered. In this section, we introduce a
heuristic based process mapping strategy to improve network bandwidth for a sparse lin-
ear algebra kernel of CP2K application. It relies on a Hilbert space filling curve and takes
into account the communication pattern of the kernel and the interconnection network
characteristics.
The reason for using Hilbert space filling curve in our heuristic is twofold: (i) its
proprieties matches with the communication pattern of the target kernel, since it keeps
close the four neighbors of a task (up, down, right and left) and (ii) it distributes tasks
over the computes nodes of the Cray XE6 in such way that network links are better
exploited. Another important characteristic of Hilbert curve is that our previous studies
have shown that it also fits well some of other important kernels of CP2K application [9].
Both, communication graph and interconnection network are the inputs for our
heuristic. They are represented as two dimensional matrices. For the communication
graph, we have a p×4 matrix, where for each process pi the four tasks ids that it commu-
nicates are kept. The communication graph is obtained at CP2K initialization step and
  
Input: Communication Graph C,
           Network Graph N, MPI Grid G, 
           Initial Mapping M'
Output: Mapping M 
    Begin
1     initial_hb ← compute_hop_bytes(M')
2     Hilbert_M ← compute_hilbert(M',G)
3     for each d in D(X,Y,Z)
3       for each i in C 
4          node_i ← coordinates(i, Hilbert_M, N)
5          for each j in C(i)
6             node_j ← coordinates(j, Hilbert_M, N)
7          current_hb(d) += compute_hop_bytes(node_i, node_j, msg)     
8     direction ← find_smallest_hb(current_hb)
9     if ( current_hb(direction) < initial_hb)
10         M ← (  Hilbert_M, N(direction) )   
11   else
           M ←  M '    
     End
Figure 3. Algorithm - Heuristic Based Mapping.
saved for all MPI processes. The network is represented as a n matrix, where for each
node ni we have its three coordinates in the network. The network matrix is obtained
using Cray tool named xtdb2proc.
The heuristic first computes for a given cartesian grid its mapping on the target
machine, following the Hilbert space filling curve proprieties. After that, the obtained
mapping is used to compute the hop-bytes performance metric [21] for each direction of
the 3D torus. The direction that ended with the smallest hop-bytes is the one selected as
a start point for the new mapping. However, the mapping is only used to place the MPI
processes for the sparse linear algebra kernel if the obtained hop-bytes is better than the
initial mapping.
Algorithm 1 presents the pseudo code of our heuristic based process mapping. In
line 1, the hop-bytes is computed for the initial mapping. The hop-bytes metric gives to
our heuristic an estimation of the contention on the interconnection network. In the next
line, the Hilbert mapping is computed and saved in Hilbert_M data structure. After
that, it starts the loop to compute the hop-bytes for the obtained Hilbert_M in each
direction of the Torus (lines 3-7). In the end of this loop, the direction with the smallest
hop-bytes is computed and compared to the initial hop-bytes. If the initial mapping has
worse hop-bytes, the generated Hilbert_M is used. However, the processes are mapped
taking into account firstly the computed direction, than it goes to the second direction
with the smallest hop-bytes and finally to the direction with the worst hop-bytes.
Concerning implementation details, our process mapping is applied in the initializa-
tion step of CP2K. In this step, a routine is responsible for creating the MPI communi-
cator and loading the simulated system information on all MPI tasks. Our strategy is im-
plemented as a part of this routine. We take as input the communicator created by CP2K
and as an output we provide to CP2K a new communicator that has a different ordering
for the MPI processes. This communicator is latter passed as a parameter for the sparse
linear algebra kernel. Therefore, the whole application uses our mapping. This solution
avoids data migration, which can be very costly, between the sparse linear algebra kernel
and the other kernels of CP2K.
5. Results
In this section, we analyze the performance of our heuristic based process mapping. The
experimental environment presented in section 3 is also used for the results presented in
this section.
For the results presented bellow, we used the SVN version 12412 of CP2K [1]. Al-
though CP2K has a hybrid implementation with MPI processes and threads, in our exper-
iments we built the MPI only version. This version allows us to better observe the impact
of process mapping on the communication of the sparse linear algebra kernel (DBCSR).
Examples of how to compile this version of CP2K can be found in the CP2K repository.
For all compilations we used flags for code optimization (i.e. -O3). Concerning the simu-
lations, we have used an input file that computes energy for a given configuration of wa-
ter molecules (2048 molecules). In this simulations, DBCSR represents up to 50% of the
total execution time of the CP2K run. For our experiments, we performed strong scaling
tests and the best of at least three independent runs was used to evaluate the heuristic.
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Figure 4. Communication Time in seconds for the Sparse Linear Algebra Kernel.
We use as performance metric to evaluate our strategy the communication time spent
in the sparse linear algebra kernel. This metric was selected because the communication
of the selected kernel can be up to 80% of the total time spent on this kernel. The time
presented in Figure 4 comprehends all communication performed within the kernel. We
present the communication time in seconds for the baseline version of CP2K and the ver-
sion with the proposed mapping. The baseline version used the packed process mapping
strategy to place the MPI processes over the allocated compute nodes.
According to Figure 4, our process mapping improves the communication time for
all number of MPI processes. Moreover, as the number of processes increases, the com-
munication time of the baseline version also increases. Contrary to this, the communica-
tion time with the proposed heuristic to map process decreases. Therefore, our heuristic
allows better scalability of the sparse linear algebra kernel for a increased number of
processes. This stems from the fact that our heuristic allows better usage of the network
links and keeps communicating tasks close. Since our heuristic takes into account the
performance of each direction of the 3D torus, it can improve even more the mapping
obtained with the Hilbert curve.
6. Conclusions
In this work, we studied the impact of different process mapping strategies on a sparse
linear algebra kernel of CP2K application. Based on the results of this study, we proposed
a heuristic to perform process mapping for CP2K.
The heuristic relies on Hilbert space filling curve, but also takes into account the
machine interconnection network topology and the communication patterns of the kernel.
Together these parameters are used in a communication cost function that allows our
heuristic increase bandwidth perceived by the MPI processes.
Our experimental results showed that the proposed heuristic reduces the communi-
cation overhead for the kernel and consequently, improves the CP2K performance. Over-
all this mapping provided 40% more bandwidth on a CRAY XE6, improving the ker-
nel performance. The proposed heuristic balances intra and inter node communication,
providing a better usage of the network links.
Our future works include the study of process mapping to improve the performance
of other kernels of CP2K application, the proposal of new heuristics for mapping pro-
cesses and the proposal of a process mapping algorithm that exploits the different com-
munication patterns presented on CP2K kernels.
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